Verified75% confidenceFactExact time
The GPU memory hierarchy from fastest to slowest is: registers, L1 cache/shared memory, L2 cache, global memory (VRAM).
3
Sources
75%
Confidence
Long-term
Relevance
7/15/2026
First Seen
Sources
Related Claims
UnverifiedThe GPU multi-level memory hierarchy from highest to lowest is: register file (latency ~1 cycle), shared memory/L1 cache (~32–228 KB, latency ~20–40 cycles), L2 cache (H100 ~50 MB, latency ~200 cycles), and HBM global memory (latency ~500–800 cycles).85% similarUnverifiedGPU上下文切换需保存完整GPU状态（包括寄存器文件、共享内存和L1缓存），数据量可达数百MB，而CPU上下文切换仅需保存几KB82% similarUnverifiedGPU的SM能同时驻留的Warp数量决定了GPU隐藏内存访问延迟的能力，制约Occupancy的核心资源是寄存器文件与共享内存79% similarUnverifiedGPU Direct Storage（GDS）通过建立NVMe SSD与GPU显存之间的直接DMA通道，绕过CPU内存，在实际测试中可将大文件加载带宽提升2-5倍78% similarUnverifiedA new storage-inspired memory solution could enable a single GPU's usable memory capacity to grow to the multi-terabyte level77% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/511249API
curl https://kongchang.com/api/v1/knowledge/claims/511249MCP
get_claim(id=511249)